Inventor Information for 10/528607

Inventor NameCityState/CountryLEIJTEN, JEROEN ANTON JOHANEINDHOVENNETHERLANDSMALLON, WILLEM CHARLESEINDHOVENNETHERLANDS

Application# Title	Patent#	Status	Date Filed
10596336 BLOCK CIPHERING SYSTEM, US EACH ENCRYPTION ROUND	Not Issued SING PERMUTATIONS TO	20 HIDE THE CORE	06/09/2006 CIPHERING FUNCTION OF
09734773 6643738 150 12/12/2000 DATA PROCESSOR UITILIZING SET-ASSOCIATIVE CACHE MEMORY FOR STRREAM AND NON- STREAM MEMORY ADDRESSES			
09981135	7082518	150	10/16/2001
INTERRUPTIBLE DIGITAL SIGN	AL PROCESSOR HAVING	TWO INSTRUCTI	ON SETS
11568714 LOWER POWER ASSEMBLER	Not Issued	19	01/01/0001
12264085	Not Issued	19	11/03/2008
METHOD AND APPARATUS FOI	R DESIGNING A PROCESSO	OR	
60984593	Not Issued	159	11/01/2007
METHOD AND APPARATUS FOR	R DESIGNING A PROCESS	OR	
11577829	Not Issued	20	04/24/2007
METHOD AND SYSTEM FOR OB	FUSCATING A CRYPTOGI	RAPHIC FUNCTIO	ON
10274400	Not Issued	161	10/18/2002
METHOD OF ENHANCING THE	SECURITY OF A PROTECT	TON MECHANISM	М
11573816	Not Issued	93	12/21/2007
PROCESSING APPARATUS WITH	H BURST READ WRITE OP	ERATIONS	
10524535	7313671	150	02/10/2005
PROCESSING APPARATUS, PRO	CESSING METHOD AND C	COMPILER	
10528607	Not Issued	71	03/21/2005

PROCESSING APPARATUS, PROCESSING METHOD AND COMPILER

10541275 Not Issued 71 06/30/2005

PROCESSING SYSTEM INCLUDING RECONFIGURABLE CHANNEL INFRASTRUCTURE FOR EFFICIENT

CLUSTERING OF PROCESSING ELEMENTS

10515463 7231478 150 11/22/2004

PROGRAMMED ACCESS LATENCY IN MOCK MULTIPORT MEMORY

10515453 7308540 150 11/22/2004

PSEUDO MULTIPORT DATA MEMORY HAS STALL FACILITY

10511512 Not Issued 121 10/14/2004

REGISTER SYSTEMS AND METHODS FOR A MULTI-ISSUE PROCESSOR

09969094 6948158 150 10/02/2001

RETARGETABLE COMPILING SYSTEM AND METHOD

11568984 Not Issued 61 11/13/2006

RUN-TIME SELECTION OF FEED-BACK CONNECTIONS IN A MULTIPLE-INSTRUCTION WORD

PROCESSOR

08963932 6049818 150 11/04/1997

SIGNAL PROCESSING DEVICE

10016184 7032102 150 12/10/2001

SIGNAL PROCESSING DEVICE AND METHOD FOR SUPPLYING A SIGNAL PROCESSING RESULT TO A

PLURALITY OF REGISTERS

09174166 6400410 150 10/16/1998

SIGNAL PROCESSING DEVICE AND METHOD OF PLANNING CONNECTIONS BETWEEN PROCESSORS

IN A SIGNAL PROCESSING DEVICE

10526421 Not Issued 41 03/01/2005

STACK TYPE SNAPSHOT BUFFER HANDLES NESTED INTERRUPTS

10552767 Not Issued 41 10/12/2005

SUPPORT FOR CONDITIONAL OPERATIONS IN TIME-STATIONARY PROCESSORS

10059427 Not Issued 124 01/29/2002

VARIABLE LENGTH VLIW INSTRUCTION WITH INSTRUCTION FETCH CONTROL BITS FOR PREFETCHING, STALLING, OR REALIGNING IN ORDER TO HANDLE PADDING BITS AND

INSTRUCTIONS THAT CROSS MEMORY LINE BOUNDARIES

10554621 7302555 150 10/27/2005

ZERO OVERHEAD BRANCHING AND LOOPING IN TIME STATIONARY PROCESSORS